Energy-efficient computing-in-memory architecture for AI processor: device, circuit, architecture perspective
نویسندگان
چکیده
منابع مشابه
An Efficient Memory Architecture for Motion Estimation Processor Design
T h i s paper presents a novel m e m o r y arch i tec ture for motion e s t i m a t i o n processor design. By means of cond i t iona l select ion s t ra tegy , data i t e m s which can be reused are stored in m e m o r y banks and arranged i n a snakelike way. Both integer and half pixel motion vectors can be obtained b y the proposed architecture and an a r r a y processor, where m e m o r y ...
متن کاملAn Energy Efficient Instruction Window for Scalable Processor Architecture
Modern microprocessors achieve high application performance at the acceptable level of power dissipation. In terms of power to performance trade-off, the instruction window is particularly important. This is because enlarging the window size achieves high performance but naive scaling of the conventional instruction window can severely increase the complexity and power consumption. In this pape...
متن کاملDRC2: Dynamically Reconfigurable Computing Circuit based on memory architecture
This paper presents a novel energy-efficient and Dynamically Reconfigurable Computing Circuit (DRC2) concept based on memory architecture for data-intensive (imaging, ...) and secure (cryptography, ...) applications. The proposed computing circuit is based on a 10-Transistor (10T) 3-Port SRAM bitcell array driven by a peripheral circuitry enabling all basic operations that can be traditionally ...
متن کاملParallel Memory Architecture for TTA Processor
A conflict resolving parallel data memory system for Transport Triggered Architecture (TTA) is described. The architecture is generic and reusable to support various application specific designs. With parallel memory, more area and power consuming multi-port memory can be replaced with single-port memory modules. Number of ports can be increased over what is available on a design library for mu...
متن کاملAn Energy Efficient Reconfigurable Public-Key Cryptograhpy Processor Architecture
The ever increasing demand for security in portable, energyconstrained environments that lack a coherent security architecture has resulted in the need to provide energy efficient hardware that is algorithm agile. We demonstrate the feasibility of utilizing domain-specific reconfigurable processing for asymmetric cryptographic applications in order to satisfy these constraints. An architecture ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Science China Information Sciences
سال: 2021
ISSN: 1674-733X,1869-1919
DOI: 10.1007/s11432-021-3234-0